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Abstract 
In this paper, a new TSPC logic circuit is 
proposed for low-voltage high-speed applications. 
The proposed new circuit using non-full Voltage 
swing scheme in internal node to reduce logic 
evaluation time and to save dynamic power. Thus 
the advantages of the new TSPC logic circuit over 
the conventional TSPC logic circuit are speed and 
power-delay product. Based upon the 0.35pm 
CMOS technology, the proposed new TSPC logic 
has 25% improvement then the conventional TSPC 
circuit in power-delay product. The new circuit can 
be operated at 25OMHz with 1.2V supply voltage. 
1. Introduction 
Latches and flip-flops are basic building block 
of synchronous digital circuits. They determine 
circuit speed and power consumption. Their 
structures and performance are affected by clock 
strategies of the circuit [I]. The advantages of 
dynamic circuits are high operating speed and high 
packing density then static circuits. Recently, due to 
the fast development of low-voltage, low-power, and 
high-speed VLSI applications, low-voltage high- 
performance integrated circuit has become the main 
trade in modem VLSI design. In recent year, 
conventional True-single-phase-clock (TSPC) [2][3] 
flip-flops are used generally by many dynamic 
circuits. 
The TSPC circuit contains two major stages, 
precharge stage and latch stage as shown in Fig. 1. If 
the supply voltage is low as 1.2V, the speed of the 
TSPC circuit will be slow down due to the slow 
evaluation (NMOS discharge) in the node A. When 
the clock signal CK is low, the node A will be pulled 
up to VDD When the clock signal CK is high, this 
circuit has two kinds of operating result: (1) If Q1 is 
turned-off by input signal IN, the node A is held at 
V,,, and then output node B is discharged to Vss. (2) 
If Q1 is turned-on, the node A will be discharged to 
V,, and turns on the PMOS transistor 43. During the 
first operating result (output evaluation low), the 
output node voltage V(B) is discharged quickly 
because the initial voltage of the node A is 
precharged to V,, in the precharge phase. Thus the 
NMOS transistor 4 2  is turned on quickly by the 
clock signal CK. During the second operating result 
(output evaluation high), we find the discharging 
time of the node A will slow down the operating 
speed of the PMOS transistor Q3 to charge the output 
node B. And it will increase the operating delay for 
low voltage applications. The delay time of the TSPC 
circuit is increased when the supply voltage is 
decreased as shown in Fig. 2. Therefor, if we can 
improve the discharging speed of the gate voltage of 
the PMOS transistor 43, the circuit operating speed 
will be improved. 
In this paper, a new TSPC logic circuit is 
proposed for low-voltage high-speed applications. 
The proposed new circuit using non-full voltage 
swing scheme in internal node to reduce logic 
evaluation time and to save dynamic power. In order 
to reduce the evaluation time (NMOS Q1 discharging 
time) of the internal node A, the non-fill voltage 
swing scheme is used. 
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Fig. 1. The conventional TSPC circuit. 
11. The Circuit Structure of the new Non- 
full Voltage Swing TSPC (NSTSPC) 
Logic 
The schematic diagram of the non-full swing 
TSPC (NSTSPC) circuit is shown in Fig. 3. The 
proposed new logic circuit contains two parts: non- 
full voltage swing NMOS dynamic logic gate and N- 
type latch. The non-111 voltage swing NMOS 
0 - 7803 -6470 -8/OO/ $10.00 0 2000 IEEE 37 
The Second IEEE Asia Pacific Conference on ASICs / Aug 28-30, 2000 
The N-type latch senses the output signal of NMOS 
logic gate and holds output data at node D during the 
precharge phase. The detail operating principle of the 
new NSTSPC circuit is shown as follow: lBhls 
A .  The precharge/hold Phase (CK is low): 
When the clock signal CK is low, the NSTSPC 
circuit is operated in the prechargedhold phase. The 
output nodes C and TC in the NMOS logic gate are 
precharged to high. The voltage of the node C is full 
voltage swing signal and the signal of node TC is 
non-full swing. The voltage of the internal node TC 
is 
Where V,, is the threshold voltage of NMOS 
transistor QN. In this phase, node C is precharged to 
1.2V and the node TC is precharged to OSSV (The 
voltage VI, is 0.6SV). The PMOS transistor Q6 will 
be tumed off by the voltage V(TC) of the node TC at 
VVC) ’ VDD - Vtp (2) 
The turned-on voltage of the PMOS transistor 4 6  is 
under 0.4SV. Therefore, the node D is hold the data 
of previous state. 
B. The evaluation phase ( C K  is high): 
When the clock signal CK is high, the NSTSPC 
circuit is operated in the evaluation phase. Based 
upon the input signals, the NSTSPC circuit has two 
different evaluation results, evaluation-low phase and 
evaluation-high phase. They are shown as follow: 
B. 1 Evaluation-low operation: 
If NMOS transistor QS is tumed off by the input 
signal IN during the evaluation phase, the node C is 
kept in high. It can turn on NMOS transistor Q8 to 
discharge the output node voltage. The node G is 
bootstrapped by the PMOS transistor QP and the 
voltage is 
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Fig. 2. Delays versus supply voltage for TSPC 
circuit. 
VDD 
7 
vss + b P 
Non-full Voltage Swing N-Tyw Latch 
NMOS Dynamic Logic 
Gate 
Fig. 3. The new NSTSPC TSPC circuit. 
Where AV is the bootstrapped voltage of the PMOS 
transistor QP. Thus the voltage of the node TC is also 
bootstrapped to 
B.2 Evduation-hi& operation: 
If NMOS transistor QS is turned on by the 
input signal IN during the evaluation phase, the 
voltage V(TC) of the node TC and the voltage V(C) 
of the node C are discharged to Vss. Because the 
highest voltage of node TC is VDD - V, during the 
V(TC) = VDD - VI, + AV (4) 
This is high enough to Of the 
transistor Q6. 
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previous precharge phase, the discharging time of the 
node TC is fast than the time of the node C. The 
NMOS transistor QS is turned off until the V(C) is 
below 0.65V. Thus the PMOS transistor 4 6  is turned 
on to charge the output node D to 1.2V very fast. 
Due to the non-full voltage swing in the node TC, the 
discharge voltage swing in the proposal new circuit is 
half as comparison to the conventional TSPC circuit 
for low voltage-applications. The discharging time of 
the node TC is faster then the time of the node A of 
conventional TSPC circuit as shown in Fig. 1. 
Therefor, the voltage of the output node D is pulled 
high very fast. 
However, the discharged time of the node C 
may be longer then the time of the node A of the 
conventional TSPC circuit as shown in Fig. 1 
because the discharging path of the conventional 
TSPC has less one NMOS then the new TSPC circuit. 
But the operating frequency does not influence. 
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Fig. 4(a). Simulated waveforms of the NSTSPC 
circuit at evaluation-high stage. 
111. Simulation Result 
Fig. 4 shows the output Evaluation-high and 
Evaluate-low waveforms of the proposed circuit. The 
waveforms C and TC are the internal node voltage of 
the new NSTSPC circuit, and the output voltage 
waveform is D. The output voltage of the 
conventional TSPC circuit is shown as the waveform 
B. The supply voltage is 1.2V. The highest voltage of 
node TC is 0.6V, and Vw of 0.35um n-well CMOS 
process is -0.65V. The output PMOS transistor Q6 is 
tumed off during the prechargehold phase. Fig. 4(a) 
shows that the output voltage rises form V,, to VDD. 
The delay time of the new circuit (waveform D) is 
faster then the conventional TSPC circuit (waveform 
B). The pulled down delay time of the output is 
almost the same as the conventional TSPC circuit as 
shown in Fig. 4(b). 
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Fig. 4(b). Simulated waveforms of the NSTSPC 
circuit at evaluation-low stage. 
As shown in Fig. 5 and Fig.6, the D-type Flip- 
flop is implemented by the new NSTSPC circuit and 
the conventional TSPC circuit, respectively. The 
simulation result of power dissipation, delay time and 
power-delay product of the NSTSPC DFF and the 
TSPC DFF are shown in Table I. The operating 
frequency are changed from lOMHZ to 250MHZ. 
The power dissipation of the NSTPSC DFF is larger 
than the conventional TSPC DFF because the new 
circuit has two more transistors than the conventional 
TSPC circuit. And it has short circuit current by 
PMOS transistor Q6 during evaluation phase. But the 
new circuit has higher operation speed. The highest 
frequency of the new NSTSPC DFF can be operated 
at 250MHz, but the highest frequency of the 
conventional TSPC DFF is only 200MHz at 1.2V 
supply voltage. Therefor, the maximum operating 
frequency of the new NSTSPC circuit is improved 
25%. The total power-delay product of new NSTSPC 
circuit is reduced over 25% then conventional TSPC 
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SOMHz 
lOOMHz 
167MHz 
200MHz 
250MHz 
at 1.2V 
VDD 
vss 
4.60 4.43 1.36 1.89 
8.06 7.93 1.35 1.88 
12.5 12,4 1.36 1.87 
14.6 14.5 1.37 1.87 
17.1 -I- 1.36 ---- 
Fig. 5. The TSPC D-type Flip-Flop 
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Fig. 6. The new NSTSPC D-type Flip-Flop 
IV. Conclusion 
In this paper, the low-voltage and high-speed 
NSTSPC DFF is designed and analysis. The internal 
delay will be reduced by non-full voltage swing 
scheme. Moreover, the bootstrapped technique is 
used to save the leakage current of the PMOS 
transistor. 
Based upon the HSPICE simulation result, the 
power-delay product of the NSTSPC DFF can be 
reduced over 25%. And the clock frequency of the 
new circuit increases over 2940, respectively. The 
new NSTSPC DFF also can be applied to TSPC logic 
circuits or phase-frequency detector, or frequency 
divider for Phase-Lock Loop applications. Thus, the 
new NSTSPC DFF is suitable for low voltage high- 
speed applications. 
TABLE I. 
The Power-delay products of the new 
NSTSPC DFF and the TSPC DFF 
I I POWER(uw) I Delay (ns) 
I I 
Frequenc I NSTSPC I TSPC I NSTSPC I TSPC 
Y I  I I I 
lOMHz I 1.60 I 1.54 I 1.35 I 1.91 
PD*: Power-delay product 
(b) Power-delay product 
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